Appendix D

This Appendix describes a Macro Library for a board according to the present invention. The library contains functions for

- 5 1) Memory arbitration
 - 2) Flash bus arbitration
 - 3) Read and Write to Flash RAM
 - 4) FPCOM settings
 - 5) Control of the LEDs

```
10
    //
    // Interfaces
    //
    // Shared RAM arbitration
15
    //
           KR equest Memory Bank (bank Mask) \\
     //
           KReleaseMemoryBank(bankMask)
     //
     //
           Flash RAM Macros
     //
20
     //
           KEnableFlash()
     //
           KDisableFlash()
           KSetFlashAddress(address)
     //
           KWriteFlashData(address, data)
     //
25
           KReadFlashData(address, data)
     //
           KReadFlashID(flash_component_ID, manufacturer_ID)
     //
     //
     //
```

```
//
          Flash bus arbitration
    //
          KSetFPGAFBM()
    //
          KReleaseFPGAFBM()
    //
    //
5
    //
          Others
    //
          KSetLEDs(maskByte)
    //
    // KSetFPCOM(fpcom)
10
    \#ifndef\_KOMPRESSOR\_LIBRARY
15
    #define KOMPRESSOR_LIBRARY
    // Include header file
    //#include "KompressorMaster.h"
20
    // Request access to a memory bank
    //
25
    // The procedureS will block until access to all the requested banks have been
    // granted.
    //
```

```
unsigned 1 shared_bank0_request = 1 with { warn = 0};
    unsigned 1 shared_bank1_request = 1 with { warn = 0};
    interface bus_out() shbk0req(shared_bank0_request) with
    sram_shared_bank0_request_pin;
5
    interface bus_out() shbk1req(shared_bank1_request) with
     sram_shared_bank1_request_pin;
     interface bus_clock_in(unsigned 1) shbk0grant() with sram_shared_bank0_grant_pin;
     interface bus_clock_in(unsigned 1) shbk1grant() with sram_shared_bank1_grant_pin;
10
     macro proc KRequestMemoryBank0()
     {
            shared_bank0_request = 0;
15
            while(shbk0grant.in) delay;
     }
20
     macro proc KRequestMemoryBank1()
      {
            shared_bank1_request = 0;
             while(shbk1grant.in) delay;
      }
25
```

OGZZESI4 DIESCI

```
// Release a memory bank
         //
      5
         macro proc KReleaseMemoryBank0()
          {
               shared_bank0_request = 1;
          }.
     10
D9772534 O12901
          macro proc KReleaseMemoryBank1()
          {
               shared_bank1_request = 1;
     15
          }
     20
          //
          // Functions for dealing with FP commands
     25
                                        (unsigned 3) 7
          #define FP_SET_IDLE
          #define FP_READ_STATUS (unsigned 3) 5
                                        (unsigned 3) 3
          #define FP_CCLK_LOW
```

```
(unsigned 3) 7
          #define FP_CCLK_HIGH
          #define FP_WRITE_CONTROL (unsigned 3)
                                                          0
          unsigned 3 fpcom = FP_SET_IDLE with { warn = 0}; // default
      5
          interface bus_out() fpcom_bus(fpcom) with FPcom_pins;
          macro proc KSetFPCOM(command)
           {
                 fpcom = command;
     10
TOPY/ESS4.O1E901
                 delay;
                 delay;
           }
      15
           macro proc KReadCPLDStatus(status)
           {
             par
                  {
             KDisableFlash();
      20
                  flash write = 0;
                  }
             KSetFPCOM(FP_READ_STATUS);
      25
                  delay;
                  delay;
                  delay;
              delay;
```

```
status = flash_data_bus.in;
             par
                  {
                         KSetFPCOM(FP_SET_IDLE);
      5
                         KEnableFlash();
                 }
           }
      10
           macro proc KWriteCPLDControl(control)
TOPYMESSTO. TEOL
           {
                  KDisableFlash();
                  par
                  {
      15
                         flash_data = (unsigned 8) (0 @ control);
                          flash_write = 1;
                   }
      20
                   KSetFPCOM(FP\_WRITE\_CONTROL);
                   delay;
                   delay;
                   delay;
                   par
      25
                   {
                          KSetFPCOM(FP_SET_IDLE);
                          flash_write = 0;
                          KEnableFlash();
```

```
}
    5
    //
     //
           Flash RAM stuff
     //
     //
     // Parameters;
10
     //
            Read/write cycle
                                       120ns
     //
                                       120ns
            Address to output
     //
                                              120ns
     //
            CE to ouput
15
     //
                                       0
            CE low to WE low
     //
            write pulse width low 70ns
     //
            data setup to we high 50ns
     //
            address setup to we hi 55ns
     //
                                       0ns
            address/data hold
     //
20
            write pulse width high 30ns
     //
```

}

unsigned 24 flash_address with { warn = 0};
unsigned 8 flash_data with { warn = 0};
unsigned 1 flash_cs = 1, flash_we = 1, flash_oe = 1 with { warn = 0}; // initialise to high

```
unsigned 1 flash_write = 0 with { warn = 0}; // controls direction of the data pins
     unsigned 1 flash_on = 0 with { warn = 0}; // controls the other tristate buses
     interface bus_ts_clock_in(unsigned 24) flash_address_bus(flash_address, flash_on)
     with {data = FA pins};
5
     interface bus_ts_clock_in(unsigned 1) flash_chipselect(flash_cs, flash_on) with
     flash cs_pin;
     interface bus_ts_clock_in(unsigned 1) flash_writeenable(flash_we, flash_on) with
     flash_we_pin;
     interface bus_ts_clock_in(unsigned 1) flash_outputenable(flash_oe, flash_on) with
10
     flash oe pin;
     interface bus_ts_clock_in(unsigned 8) flash_data_bus(flash_data, flash_write) with
      {data = FD pins};
15
     macro proc KEnableFlash()
      {
             par
             {
             flash on = 1;
20
             flash cs = 0;
             }
      }
25
      macro proc KDisableFlash()
      {
             par{
             flash on = 0;
```

```
roera hessalvad
```

```
flash_cs = 1;
             }
     }
5
     // Sets up the address on the
     macro proc KSetFlashAddress(address)
      {
             flash address = address;
10
     }
     macro proc KWriteFlashData(address, data)
      {
15
             par // set up address and data and drive onto pins
             {
             flash oe = 1; // disable output
             flash_address = address;
20
             flash_data = data;
             flash_write = 1;
             flash_we = 0; // send write pulse
              }
25
             // running at 50/2 MHz - 40 ns cycles - 2 delays should be
             // sufficient to meet timing constraint
             delay;
```

```
delay;
                    par
                    {
                            flash_we = 1;
       5
                            flash_write = 1;
                    }
             }
       10
TOPETS - LESOT
             macro proc KReadFlashData(address, data)
             {
                    par
                     {
                    flash_write = 0;
       15
                    flash_oe = 0; // enable output
                     flash address = address;
                     }
                     // running at 50/2 MHz - 40 ns cycles - 2 delays should be
       20
                     // sufficient to meet timing constraint
                     delay;
                delay;
                     data = flash_data_bus.in;
       25
             }
```

macro proc KReadFlashID(flashid, manid)

```
{
                 par
                  {
                         KEnableFlash();
      5
                         KSetFPGAFBM();
                  }
                  KWriteFlashData(0, 0x90);
                  KReadFlashData(0, manid);
      10
TOGELO" HESSOT
                  KReadFlashData(2, flashid);
                  par
                  KReleaseFPGAFBM();
      15
                  KDisableFlash();
                   }
            }
      20
            macro proc KReadFlashStatus(status)
            {
                          par
                          {
      25
                                 KEnableFlash();
                                 KSetFPGAFBM();
                          }
```

```
KWriteFlashData(0, 0x70);
                 KReadFlashData(0, status);
                  par
                  {
5
                        KDisableFlash();
                        KReleaseFPGAFBM();
                  }
     }
10
     // Flash bus arbitration pins
15
     //
     unsigned 1 fbus_master = 1 with {warn = 0}; // initialise to not master
     interface bus_out() bus_master_line(fbus_master) with BUSMaster_pin;
     macro proc KSetFPGAFBM()
     {
20
            fbus_master = 0;
     }
     macro proc KReleaseFPGAFBM()
25
     {
            fbus_master = 1;
     }
```

C977854.D1e901

```
// LED control macros
      5
          unsigned 8 LED = 0 with \{warn = 0\}; // by default
          unsigned 1 LED_en = 0 with {warn = 0};
          interface bus_ts(unsigned 8) LEDpins(LED, LED_en) with LED_pins;
          macro proc KSetLEDs(maskByte)
     10
roezze: "he sezzen
          {
            par
            {
                LED = maskByte;
            LED_en = 1;
     15
            }
          }
     20
          //
          // FPcom == 7 CCLK = High
          //
          // From the FPGA BUSMuster pin should be brought low and the FLASH may be
     25
          // accessed as any normal device RAM device.
          //
          #endif_KOMPRESSOR_LIBRARY
```